公开(公告)号：US11366672B2

公开(公告)日：2022-06-21

申请号：US16545871

申请日：2019-08-20

Applicant: Synopsys, Inc.

Inventor： Amit Garg ,  Shripad Deshpande ,  Amit Tara

IPC: G06F9/44 ,  G06F9/38 ,  G06F9/54 ,  G06F11/30 ,  G06F30/20 ,  G06F11/34

Abstract: A system including a user interface, a memory, and a processor configured to perform operations stored in the memory is disclosed. The operations may include receiving an application specification including an application algorithm, and extracting from the application algorithm a first and a second node. The first node may include a first component of the application algorithm, and the second node may include a second component of the application algorithm that may be different from the first component. The operations may include analyzing execution dependency of the first node on the second node. The analyzing execution dependency may include analyzing computational requirements, bandwidth requirements, and input trigger requirements of the first node and the second node based on parallelism of available resources. The operations may include determining and simulating a plurality of application execution paths on a computational platform for generating a report including an analysis of the application algorithm.

公开(公告)号：US12112202B2

公开(公告)日：2024-10-08

申请号：US16882640

申请日：2020-05-25

Applicant: Synopsys, Inc.

Inventor： Amit Garg ,  Amit Tara ,  Shripad Deshpande

IPC: G06F9/50 ,  G06F9/455 ,  G06F9/48

CPC classification number: G06F9/5027 ,  G06F9/455 ,  G06F9/45533 ,  G06F9/45558 ,  G06F9/48 ,  G06F9/4806 ,  G06F9/4843 ,  G06F9/4881 ,  G06F9/50 ,  G06F9/5061 ,  G06F9/5066

Abstract: A system and method for evaluating optimization of a hardware engine are described herein. In an example embodiment, a first operation of a desired application is performed using one or more hardware resources each associated with one or more task graphs of a plurality of task graphs. A first result is recorded from a first simulation based on a first task graph of the plurality of task graphs implemented using a first configuration of a first hardware resource associated with the first task graph. A second result is recorded from a second simulation based on a second task graph of the plurality of task graphs implemented using a second configuration of a second hardware resource associated with the second task graph. An interface is generated based on the first result and the second result for rendering by a display device.

公开(公告)号：US20200371843A1

公开(公告)日：2020-11-26

申请号：US16882640

申请日：2020-05-25

Applicant: Synopsys, Inc.

Inventor： Amit Garg ,  Amit Tara ,  Shripad Deshpande

IPC: G06F9/50

Abstract: A system and method for evaluating optimization of a hardware engine are described herein. In an example embodiment, a first operation of a desired application is performed using one or more hardware resources each associated with one or more task graphs of a plurality of task graphs. A first result is recorded from a first simulation based on a first task graph of the plurality of task graphs implemented using a first configuration of a first hardware resource associated with the first task graph. A second result is recorded from a second simulation based on a second task graph of the plurality of task graphs implemented using a second configuration of a second hardware resource associated with the second task graph. An interface is generated based on the first result and the second result for rendering by a display device .