-
公开(公告)号:US11734108B2
公开(公告)日:2023-08-22
申请号:US17536814
申请日:2021-11-29
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee , Ki Up Kim , Saeng Hwan Kim
CPC classification number: G06F11/1068 , G06F11/076 , G06F11/0772 , G06F11/3037
Abstract: A semiconductor memory apparatus may include: a memory cell array; an ECC (Error Check and Correction) circuit configured to detect an error from data read from the memory cell array in response to a read command, correct the detected error, and output an error correction signal whenever an error is corrected; and an EF (Error Flag) generator configured to enter a flag output mode when the number of times that the error correction signal is generated during a monitoring period reaches a threshold, and output the error correction signal as an error flag in the flag output mode.
-
公开(公告)号:US11062764B1
公开(公告)日:2021-07-13
申请号:US16912350
申请日:2020-06-25
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
IPC: G11C7/00 , G11C11/4096 , G11C11/4093
Abstract: A semiconductor device includes a control signal generation circuit and an input/output control circuit. The control signal generation circuit enters a copy operation based on a combination of logic levels of first and second operation control signals and generates a transfer control signal according to a detection result of logic levels of bits included in first internal data during the copy operation. The input/output control circuit generates first data and second data by inverting or non-inverting the logic levels of the first internal data based on the transfer control signal.
-
公开(公告)号:US10211819B2
公开(公告)日:2019-02-19
申请号:US15924600
申请日:2018-03-19
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
Abstract: An input buffer circuit is disclosed, which relates to a technology for a receiver circuit including a plurality of input buffers having different characteristics. The input buffer circuit includes a first buffer configured to output a first input signal by buffering a command address received based on a flag signal, a second buffer configured to output a second input signal by buffering the command address based on the flag signal, a first delay matching circuit configured to output a first matching signal by delaying the first input signal by a first delay time, a second delay matching circuit configured to output a second matching signal by delaying the second input signal by a second delay time, and a selection circuit configured to select any one of the first matching signal and the second matching signal based on a selection signal.
-
公开(公告)号:US09990980B2
公开(公告)日:2018-06-05
申请号:US15018169
申请日:2016-02-08
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
IPC: G11C7/00 , G11C11/4076 , G11C7/10 , G11C7/22
CPC classification number: G11C11/4076 , G11C7/1012 , G11C7/1084 , G11C7/1093 , G11C7/222
Abstract: An internal strobe signal generating circuit may include a data rate selection circuit, a division circuit and a strobe output circuit. The data rate selection circuit may enable a data rate selection signal according to operational information. The division circuit may generate a divided strobe signal by dividing a data strobe signal in response to the data rate selection signal. The strobe output circuit may generate, in response to the data rate selection signal, an internal strobe signal based on one of the divided strobe signal and the data strobe signal.
-
公开(公告)号:US09859884B2
公开(公告)日:2018-01-02
申请号:US15167164
申请日:2016-05-27
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
CPC classification number: H03K17/162 , H03K5/04 , H03K19/00323 , H04L1/00
Abstract: A semiconductor apparatus may include a noise determination circuit, a strobe signal control circuit, and a reception circuit. The noise determination circuit may sense and determine noise of a reference voltage, and generate an up control signal and a down control signal. The strobe signal control circuit may adjust a transition timing of a strobe signal in response to the up control signal and the down control signal, and output a control strobe signal. The reception circuit may generate internal data signal in response to external data signal, the reference voltage, and the control strobe signal.
-
公开(公告)号:US11062749B2
公开(公告)日:2021-07-13
申请号:US16905401
申请日:2020-06-18
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee , Sang Sic Yoon
Abstract: A semiconductor device includes a read control circuit configured to generate first and second output control signals including pulses which are selectively generated, from first and second strobe signals depending on burst information; and a data output circuit configured to latch first internal data depending on the pulse of the first output control signal, transfer second internal data at a time when the second output control signal level-transitions, and generate output data from the latched first internal data and the transferred second internal data.
-
公开(公告)号:US10355684B2
公开(公告)日:2019-07-16
申请号:US15657005
申请日:2017-07-21
Applicant: SK hynix Inc. , KUMOH NATIONAL INSTITUTE OF TECHNOLOGY INDUSTRY-ACADEMIC COOPERATION FOUNDATION
Inventor: Young Chan Jang , Pil Ho Lee , Kwang Hun Lee , Hyun Bae Lee
IPC: H03K5/24
Abstract: A calculation code generation circuit performs calibration using a counter, and a digital correction circuit including the same. The calculation code generation circuit performs a calculation process according to first and second modes, the calculation process including generating a first code by sampling a first value of the count code, generating a second code by sampling a second value of the count code, generating first and second calculation codes using the first and second codes in the first and second modes, respectively, and generating, in a calibration disable state, a third calculation code using the first and second calculation codes generated in the first and second modes, respectively, to remove the influence of the comparison offset or comparison performance of a comparator, thereby removing a calibration error.
-
8.
公开(公告)号:US10216239B2
公开(公告)日:2019-02-26
申请号:US15046732
申请日:2016-02-18
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
Abstract: A reference voltage generation circuit may be provided. The reference voltage generation circuit may be configured to generate a reference voltage according to a voltage set code. The reference voltage generation circuit may include a voltage level stabilizer. The reference voltage generation circuit may be configured to deactivate the voltage level stabilizer when a level of the reference voltage changes based on the voltage set code.
-
公开(公告)号:US10116293B2
公开(公告)日:2018-10-30
申请号:US15499238
申请日:2017-04-27
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
Abstract: An input buffer circuit is disclosed, which relates to a technology for a receiver circuit including a plurality of input buffers having different characteristics. The input buffer circuit includes a first buffer configured to output a first input signal by buffering a command address received based on a flag signal, a second buffer configured to output a second input signal by buffering the command address based on the flag signal, a first delay matching circuit configured to output a first matching signal by delaying the first input signal by a first delay time, a second delay matching circuit configured to output a second matching signal by delaying the second input signal by a second delay time, and a selection circuit configured to select any one of the first matching signal and the second matching signal based on a selection signal.
-
10.
公开(公告)号:US09859869B1
公开(公告)日:2018-01-02
申请号:US15443343
申请日:2017-02-27
Applicant: SK hynix Inc.
Inventor: Kwang Hun Lee
IPC: H03K19/00 , H03K19/0175 , H03H11/28 , H03K17/687
CPC classification number: H03H11/28 , H03K17/6872 , H03K19/0005 , H03K19/017545
Abstract: A semiconductor device may include a calibration circuit and an output circuit. The calibration circuit may generate a calibration code by performing an impedance calibration operation, and may generate a correction calibration code by inverting or maintaining logic levels of the calibration code based on the calibration code. The output circuit may generate an output signal based on an input signal and the correction calibration code.
-
-
-
-
-
-
-
-
-