-
公开(公告)号:US08463865B2
公开(公告)日:2013-06-11
申请号:US12764448
申请日:2010-04-21
Applicant: Franck Seigneret , Claude Marescot , Seyed Karim Djafarian Tehrani , Maija Kuusela , Alain Bruno Chateau
Inventor: Franck Seigneret , Claude Marescot , Seyed Karim Djafarian Tehrani , Maija Kuusela , Alain Bruno Chateau
IPC: G06F15/16 , G06F15/173
CPC classification number: G06F9/4843
Abstract: A digital system is provided that includes a number of hardware accelerators. Each hardware accelerator is paired with a synchronization module that is configured to determine when a scheduled task can be started. Each synchronization module includes a network interface configured to send and receive messages to and from other synchronization modules and a configuration interface configured to receive task information from a host processor. Each synchronization module also includes a task scheduler configured to select a task in response to a received message and a task processor interface configured to initiate the selected task on a hardware accelerator coupled to the synchronization module.
Abstract translation: 提供了包括多个硬件加速器的数字系统。 每个硬件加速器与配置为确定何时可以启动计划任务的同步模块配对。 每个同步模块包括被配置为向和从其他同步模块发送消息和从其他同步模块接收消息的网络接口和被配置为从主机处理器接收任务信息的配置接口。 每个同步模块还包括被配置为响应于接收到的消息选择任务的任务调度器和配置成在耦合到同步模块的硬件加速器上发起所选任务的任务处理器接口。
-
公开(公告)号:US20110225256A1
公开(公告)日:2011-09-15
申请号:US12764448
申请日:2010-04-21
Applicant: Franck Seigneret , Claude Marescot , Seyed Karim Djafarian Tehrani , Maija Kuusela , Alain Bruno Chateau
Inventor: Franck Seigneret , Claude Marescot , Seyed Karim Djafarian Tehrani , Maija Kuusela , Alain Bruno Chateau
IPC: G06F15/16
CPC classification number: G06F9/4843
Abstract: A digital system is provided that includes a number of hardware accelerators. Each hardware accelerator is paired with a synchronization module that is configured to determine when a scheduled task can be started. Each synchronization module includes a network interface configured to send and receive messages to and from other synchronization modules and a configuration interface configured to receive task information from a host processor. Each synchronization module also includes a task scheduler configured to select a task in response to a received message and a task processor interface configured to initiate the selected task on a hardware accelerator coupled to the synchronization module.
Abstract translation: 提供了包括多个硬件加速器的数字系统。 每个硬件加速器与配置为确定何时可以启动计划任务的同步模块配对。 每个同步模块包括被配置为向和从其他同步模块发送消息和从其他同步模块接收消息的网络接口和被配置为从主机处理器接收任务信息的配置接口。 每个同步模块还包括被配置为响应于接收到的消息选择任务的任务调度器和配置成在耦合到同步模块的硬件加速器上发起所选任务的任务处理器接口。
-