A central processor for installation in an imaging device with a CMOS image sensor. The central processor had an image sensor interface for receiving data from the CMOS image sensor and multiple processing units configured to operate in parallel for processing data from the image sensor interface. Each of the processing units has rewritable memory for microcode that operatively controls that processing unit. The multiple processing units and the image sensor interface are integrated onto a single chip.