Invention Grant
- Patent Title: DRAM data path sharing via a split local data bus and a segmented global data bus
-
Application No.: US14975293Application Date: 2015-12-18
-
Publication No.: US09965415B2Publication Date: 2018-05-08
- Inventor: Wei Wu , Shigeki Tomishima , Shih-Lien L. Lu
- Applicant: INTEL CORPORATION
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Agency: Konrad Raynes Davda & Victor LLP
- Agent Rabindranath Dutta
- Main IPC: G06F13/28
- IPC: G06F13/28 ; G06F13/16 ; G06F13/40

Abstract:
Provided are a memory device and a memory bank comprising a split local data bus, and a segmented global data bus coupled to local data bus. Provided also is a method comprising, receiving a signal from a split local data bus, and transmitting the signal to a segmented global data bus coupled to local data bus. Provided also is a computational device that includes the memory device and the memory bank, and optionally one or more of a display, a network interface, and a battery.
Public/Granted literature
- US20170177519A1 DRAM DATA PATH SHARING VIA A SPLIT LOCAL DATA BUS AND A SEGMENTED GLOBAL DATA BUS Public/Granted day:2017-06-22
Information query