Invention Grant
- Patent Title: Method for verifying design rule checks
-
Application No.: US14669697Application Date: 2015-03-26
-
Publication No.: US09934349B2Publication Date: 2018-04-03
- Inventor: Inder Mohan Bhawnani , Ertugrul Demircan , Dwarka Prasad , Douglas M. Reber , Donald E. Smeltzer , Kenneth J. Danti
- Applicant: FREESCALE SEMICONDUCTOR, INC.
- Applicant Address: US TX Austin
- Assignee: NXP USA, INC.
- Current Assignee: NXP USA, INC.
- Current Assignee Address: US TX Austin
- Main IPC: G06F9/455
- IPC: G06F9/455 ; G06F17/50

Abstract:
A method for design rule verification is provided. The method comprises: providing a design rule check (DRC) deck based on a design rule manual (DRM) having a plurality of design rules; providing a plurality of primitive objects; creating a plurality of collection objects, each collection object using one or more primitive objects; using the plurality of collection objects, creating a plurality of DRM test cases; assigning names to each of the plurality of DRM test cases, each of the names based on a rule name of the plurality of design rules and on an expected pass or fail indication; and using the plurality of named DRM test cases to verify the DRC deck.
Public/Granted literature
- US20160283642A1 METHOD FOR VERIFYING DESIGN RULE CHECKS Public/Granted day:2016-09-29
Information query