Display device having power saving glance mode
Abstract:
An example processing system for a display device includes driver circuitry and a control circuit. The driver circuitry is coupled to a plurality of source line nodes in the display device, each source line node of the plurality of source line nodes coupled to a plurality of subpixel columns through a demultiplexer having a plurality of switches. The control circuit is coupled to each demultiplexer. The control circuit is configured to operate each demultiplexer in a first mode by successively activating the respective plurality of switches, and in a second mode by concurrently activating the respective plurality of switches.
Public/Granted literature
Information query
Patent Agency Ranking
0/0