A semiconductor memory device includes a memory cell array including a plurality of memory cells, a read and write circuit temporarily storing program data to be programmed into the memory cell array during a program operation, and reading data stored in the memory cell array and temporarily storing read data during a read operation, and a control logic detecting an error in the program operation by comparing the program data with the read data.