Method for testing a multi-chip system or a single chip and system thereof
Abstract:
A method for testing a multi-chip system with multiple ports includes determining a test path formed by connecting the multiple ports. The test path is determined in such a way that the internal logic circuit of each chip in the multi-chip system is bypassed. The method further includes injecting a test traffic to the test path, and receiving the test traffic from the test path.
Information query
Patent Agency Ranking
0/0