- Patent Title: Electronic chip comprising transistors with front and back gates
-
Application No.: US15229746Application Date: 2016-08-05
-
Publication No.: US09660034B1Publication Date: 2017-05-23
- Inventor: Philippe Galy
- Applicant: STMicroelectronics SA
- Applicant Address: FR Montrouge
- Assignee: STMicroelectronics SA
- Current Assignee: STMicroelectronics SA
- Current Assignee Address: FR Montrouge
- Agency: Gardere Wynne Sewell LLP
- Priority: FR1651576 20160225
- Main IPC: H01L29/10
- IPC: H01L29/10 ; H01L29/78 ; H01L27/12 ; H01L21/84

Abstract:
An integrated circuit includes SOI-type MOS transistors on insulator, with a first well capable of being biased located under the insulator. The first wells are doped with a first conductivity type. Each first well includes, under the insulator of each transistor, a back gate region that is more heavily doped than the first well. The first wells are separated from each other by inclusion in in a second well that is also capable of being biased. The second well is doped with a second conductivity type.
Information query
IPC分类: