Invention Grant
US09590643B2 Phase error detection in phase lock loop and delay lock loop devices 有权
锁相环和延迟锁环设备中的相位误差检测

Phase error detection in phase lock loop and delay lock loop devices
Abstract:
A device includes a lock detect circuit that is structured and arranged to: convert a reference clock to a reference triangle wave; convert a feedback clock to a feedback triangle wave; determine whether the feedback triangle wave is within a tolerance margin that is defined relative to the reference triangle wave; and generate a determiner output that is a first value when the feedback triangle wave is not within the tolerance margin, and a second value when the feedback triangle wave is within the tolerance margin.
Information query
Patent Agency Ranking
0/0