Invention Grant
US09564231B2 Non-volatile memory device and corresponding operating method with stress reduction 有权
非易失性存储器件及相应的减压操作方法

Non-volatile memory device and corresponding operating method with stress reduction
Abstract:
A non-volatile memory device includes a memory array with memory cells arranged in rows and columns. Each cell has respective current-conduction regions and a control-gate region. The control-gate regions of the memory cells of a same row are coupled to a control-gate terminal and biased at a respective control-gate voltage. A control-gate decoder selects and biases the control-gate regions of the rows at respective control voltages according to operations to be performed on the memory cells. The current-conduction regions of the memory cells are arranged within a same bulk well, and the control-gate decoder has a number of driver blocks each of which supplies the control-gate voltages to a respective number of rows of the array. The driver blocks are provided in respective biasing wells, separate and distinct from one another.
Information query
Patent Agency Ranking
0/0