Invention Grant
US09437514B2 Semiconductor package with coated side walls and method of manufacture 有权
具有涂层侧壁的半导体封装及其制造方法

Semiconductor package with coated side walls and method of manufacture
Abstract:
A semiconductor package including an integrated device, the package having a front side, a back side and side walls linking the front and back sides, wherein each side wall is coated, to at least 80% of its area, with a coating material different from the material(s) of the back and front sides. A method of manufacturing a semiconductor package by providing an assembly containing an array of the packages, the assembly having thickness d0 and being attached to a dicing tape of thickness dd, fabricating a set of first dicing streets with width w1 and depth d1
Public/Granted literature
Information query
Patent Agency Ranking
0/0