Invention Grant
- Patent Title: Chip including memory element storing higher level memory data on a page by page basis
- Patent Title (中): 芯片包括逐页存储高级存储器数据的存储元件
-
Application No.: US14231358Application Date: 2014-03-31
-
Publication No.: US09436631B2Publication Date: 2016-09-06
- Inventor: Martin Vorbach
- Applicant: PACT XPP TECHNOLOGIES AG
- Applicant Address: DE Munich
- Assignee: PACT XPP TECHNOLOGIES AG
- Current Assignee: PACT XPP TECHNOLOGIES AG
- Current Assignee Address: DE Munich
- Agent Edward P. Heller, III
- Priority: DE10110530 20010305; DE10111014 20010307; WOPCT/EP01/06703 20010613; DE10129237 20010620; EP1115021 20010620; DE10135210 20010724; DE10135211 20010724; WOPCT/EP01/08534 20010724; DE10139170 20010816; DE10142231 20010829; DE10142894 20010903; DE10142903 20010903; DE10142904 20010903; DE10144732 20010911; DE10144733 20010911; DE10145792 20010917; DE10145795 20010917; DE10146132 20010919; WOPCT/EP01/11299 20010930; WOPCT/EP01/11593 20011008; DE10154259 20011105; DE10154260 20011105; EP1129923 20011214; EP2001331 20020118; DE10202044 20020119; DE10202175 20020120; DE10206653 20020215; DE10206856 20020218; DE10206857 20020218; DE10207224 20020221; DE10207225 20020221; DE10207226 20020221; DE10208434 20020227; DE10208435 20020227
- Main IPC: G06F3/00
- IPC: G06F3/00 ; G06F13/36 ; G06F13/28 ; G06F12/08
Abstract:
A bus system for transferring data between parts of a multiprocessor system. The bus system is divided into a plurality of segments. Each segment is controlled by a table providing routing information. The bus system establishes communication between a sender and a receiver according to data where the data includes an identifier that identifying the source of the data transfer and/or the target of the data transfer.
Public/Granted literature
- US20140297914A1 CHIP INCLUDING MEMORY ELEMENT STORING HIGHER LEVEL MEMORY DATA ON A PAGE BY PAGE BASIS Public/Granted day:2014-10-02
Information query
