Invention Grant
US09305809B1 Integrated circuit packaging system with coreless substrate and method of manufacture thereof 有权
具有无芯基板的集成电路封装系统及其制造方法

Integrated circuit packaging system with coreless substrate and method of manufacture thereof
Abstract:
An integrated circuit packaging system and method of manufacture thereof includes: discrete components coupled to a top trace; vias attached to the top trace separated from the discrete components; a dielectric layer on the top trace, the discrete components, and the vias, includes a component surface formed above the discrete components, with the top trace coplanar with the dielectric layer; and system interconnects coupled to the vias for electrically connecting the top trace, the discrete components, or a combination thereof to the system interconnects.
Public/Granted literature
Information query
Patent Agency Ranking
0/0