Invention Grant
US09250954B2 Offload processor modules for connection to system memory, and corresponding methods and systems 有权
卸载处理器模块用于连接到系统内存,以及相应的方法和系统

Offload processor modules for connection to system memory, and corresponding methods and systems
Abstract:
A system can include at least one offload processor having a data cache, the offload processor including a slave interface configured to receive write data and provide read data over a memory bus; an offload processor module including context memory and a bus controller connected to the slave interface; and logic coupled to the offload processor and context memory and configured to detect predetermined write operations over the memory bus; wherein the offload processor is configured to execute operations on data received over the memory bus, and to output context data to the context memory, and read context data from the context memory.
Information query
Patent Agency Ranking
0/0