Invention Grant
US09077367B2 Bit length converting circuit for floating-point numbers, and vibration correction control circuit using the bit length converting circuit
有权
用于浮点数的位长度转换电路，以及使用比特长度转换电路的振动校正控制电路
- Patent Title: Bit length converting circuit for floating-point numbers, and vibration correction control circuit using the bit length converting circuit
- Patent Title (中): 用于浮点数的位长度转换电路，以及使用比特长度转换电路的振动校正控制电路
-
Application No.: US13428905Application Date: 2012-03-23
-
Publication No.: US09077367B2Publication Date: 2015-07-07
- Inventor: Hideki Hirayama
- Applicant: Hideki Hirayama
- Applicant Address: US AZ Phoenix
- Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
- Current Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
- Current Assignee Address: US AZ Phoenix
- Agent Rennie William Dover
- Priority: JP2011-066489 20110324
- Main IPC: H03M7/24
- IPC: H03M7/24 ; H04N5/232
Abstract:
The bit length reducing unit reduces the bit length of an operand expressed by a floating-point number and outputs the operand to a computing unit. The bit length increasing unit increases the bit length of the result value of operation represented by the floating-point number inputted from the computing unit and restores the original bit length. The bit length reducing unit discards a preset number of higher-order bits of the exponent part of the floating-point number and at the same time adds a positive or negative offset value to the exponent part with the higher-order bits discarded, according to an application to be executed by the computing unit. The bit length increasing unit restores the bits discarded by the bit length reducing unit 11 from the exponent part of the floating-point number and at the same time subtracts an offset value from the exponent part.
Public/Granted literature
Information query
IPC分类:
