Invention Grant
- Patent Title: Refresh rate performance based on in-system weak bit detection
- Patent Title (中): 基于系统弱位检测的刷新率性能
-
Application No.: US13730413Application Date: 2012-12-28
-
Publication No.: US09076499B2Publication Date: 2015-07-07
- Inventor: Theodore Z. Schoenborn , Christopher P. Mozak
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Blakely, Sokoloff, Taylor & Zafman LLP
- Main IPC: G06F11/00
- IPC: G06F11/00 ; G11C7/02 ; G11C11/406 ; G11C29/02 ; G11C29/50 ; G11C11/40

Abstract:
A memory subsystem can test a memory device in situ, testing the performance of the device in the system it is built into during production. Thus, the refresh rate can be adjusted specific to the memory device(s) of a specific system, rather than defaulting to a refresh frequency specified by a standard for the memory device(s). A test component embedded within the host memory subsystem can perform a test and identify specific bits or lines of memory that produce errors when a lower frequency refresh rate is used. The system maps out the identified bits or lines to prevent the bits/lines from being used in runtime of the system. The memory subsystem can then set its refresh rate to an adjusted refresh rate at which a threshold number of errors can be removed by mapping out the bits/lines.
Public/Granted literature
- US20140189229A1 REFRESH RATE PERFORMANCE BASED ON IN-SYSTEM WEAK BIT DETECTION Public/Granted day:2014-07-03
Information query