Invention Grant
US09054733B2 Quantization noise coupling delta sigma ADC with a delay in the main DAC feedback 有权
量化噪声耦合ΔΣADC在主DAC反馈中具有延迟

Quantization noise coupling delta sigma ADC with a delay in the main DAC feedback
Abstract:
A delta-sigma modulator has a first summing point subtracting a first feedback signal from an input signal and forwarding a result to a transfer function, a second summing point adding an output signal from said transfer function to the input signal and subtracting a second feedback signal, a first integrator receiving an output signal from the second summing point, a quantizer receiving an output signal from the integrator and generating an output bitstream, and a digital-to-analog converter receiving the bitstream, wherein the first and second feedback signal are the output signal from said digital-to-analog converter delayed by a one sample delay.
Information query
Patent Agency Ranking
0/0