Invention Grant
US09053974B2 SRAM cells with dummy insertions 有权
具有虚拟插入的SRAM单元

SRAM cells with dummy insertions
Abstract:
A device includes a first pull-up transistor, a second pull-up transistor, and a dummy gate electrode between the first and the second pull-up transistors. The first and the second pull-up transistors are included in a first Static Random Access Memory (SRAM) cell.
Public/Granted literature
Information query
Patent Agency Ranking
0/0