Invention Grant
US08837492B2 Multiplexed data stream circuit architecture 有权
多路复用数据流电路架构

Multiplexed data stream circuit architecture
Abstract:
An apparatus comprising an ingress controller configured to receive a data frame comprising a high priority data and a low priority data, and an ingress buffer coupled to the ingress controller and configured to buffer the low priority data, wherein the high priority data is not buffered. Also disclosed is a network component, comprising an ingress controller configured to receive a data stream comprising high priority data and low priority data, and an ingress buffer coupled to the ingress controller and configured to receive, buffer, and send the low priority data, and further configured to receive a flow control indication, wherein the ingress buffer varies an amount of the low priority data sent from the ingress buffer in accordance with the flow control indication.
Public/Granted literature
Information query
Patent Agency Ranking
0/0