Invention Grant
US08774228B2 Timing recovery method and apparatus for an input/output bus with link redundancy
有权
具有链路冗余的输入/输出总线的定时恢复方法和装置
- Patent Title: Timing recovery method and apparatus for an input/output bus with link redundancy
- Patent Title (中): 具有链路冗余的输入/输出总线的定时恢复方法和装置
-
Application No.: US13157968Application Date: 2011-06-10
-
Publication No.: US08774228B2Publication Date: 2014-07-08
- Inventor: John F. Bulzacchelli , Timothy O. Dickson , Daniel J. Friedman , Yong Liu , Sergey V. Rylov
- Applicant: John F. Bulzacchelli , Timothy O. Dickson , Daniel J. Friedman , Yong Liu , Sergey V. Rylov
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Tutunjian & Bitetto P.C.
- Agent Anne V. Dougherty
- Main IPC: H04J3/06
- IPC: H04J3/06

Abstract:
Methods and apparatus are provided for timing recovery for an input/output bus with link redundancy. A parallel input/output interface receiver includes a plurality of data receivers, each configured to respectively receive input data from a respective one of n+m channels, where n is an integer greater than one and m is an integer greater than or equal to one. The input data is non-calibration data for the n channels and is calibration data for the m channels. The interface receiver further includes a first phase adjustor configured to provide a first clock signal to the plurality of data receivers for sampling of only the non-calibration data at any given time, and a second phase adjustor configured to provide a second clock signal to the plurality of data receivers for sampling of only the calibration data at any given time.
Public/Granted literature
- US20120314721A1 TIMING RECOVERY METHOD AND APPARATUS FOR AN INPUT/OUTPUT BUS WITH LINK REDUNDANCY Public/Granted day:2012-12-13
Information query