Invention Grant
US08694812B2 Memory calibration method and apparatus for power reduction during flash operation 有权
闪存操作期间功率降低的存储器校准方法和设备

Memory calibration method and apparatus for power reduction during flash operation
Abstract:
A method for providing reduced power consumption in a computer memory system is provided. The method includes calibrating, by a processor, a volatile memory of the computer memory system at a first and a second operating speed, where the second operating speed is higher than the first operating speed. The method also includes operating, by a memory controller coupled to the processor and the volatile memory, the volatile memory at the second operating speed if a main power source provides power to the computer memory system. The method further includes operating, by the memory controller, the volatile memory at the first operating speed if a backup power source provides power to the memory controller and the volatile memory. The backup power source provides power to the memory controller and the volatile memory when there is a loss of main power to the computer memory system.
Information query
Patent Agency Ranking
0/0