Invention Grant
- Patent Title: Impedance calibration circuit
- Patent Title (中): 阻抗校准电路
-
Application No.: US13601850Application Date: 2012-08-31
-
Publication No.: US08692604B2Publication Date: 2014-04-08
- Inventor: Kwan Su Shon
- Applicant: Kwan Su Shon
- Applicant Address: KR Gyeonggi-do
- Assignee: SK Hynix Inc.
- Current Assignee: SK Hynix Inc.
- Current Assignee Address: KR Gyeonggi-do
- Agency: William Park & Associates Patent Ltd.
- Priority: KR10-2011-0137483 20111219
- Main IPC: H03L5/00
- IPC: H03L5/00 ; H03K19/003

Abstract:
An impedance calibration circuit may include a first reference voltage generator configured to generate a first reference voltage in response to reference voltage calibration signals, a second reference voltage generator configured to provide a second reference voltage as a conversion voltage, an impedance calibration signal generator configured to compare the conversion voltage with the first reference voltage and generate impedance calibration signals when an enable signal is activated, and a register configured to store the impedance calibration signals finally calibrated and generate reference voltage calibration signals in response to the stored impedance calibration signals.
Public/Granted literature
- US20130154689A1 IMPEDANCE CALIBRATION CIRCUIT Public/Granted day:2013-06-20
Information query