Invention Grant
- Patent Title: Tamper detector for secure module
- Patent Title (中): 防拆检测器用于安全模块
-
Application No.: US13475947Application Date: 2012-05-19
-
Publication No.: US08689357B2Publication Date: 2014-04-01
- Inventor: Mohit Arora , Rakesh Pandey , Pushkar Sareen , Prashant Bhargava
- Applicant: Mohit Arora , Rakesh Pandey , Pushkar Sareen , Prashant Bhargava
- Applicant Address: US TX Austin
- Assignee: Freescale Semiconductor, Inc.
- Current Assignee: Freescale Semiconductor, Inc.
- Current Assignee Address: US TX Austin
- Agent Charles Bergere
- Main IPC: G06F21/00
- IPC: G06F21/00

Abstract:
A tamper detector has input and output pins for connection to ends of a tamper detection circuit, and a corresponding set of linear feedback shift registers (LFSRs) timed by clock signals for generating pseudo-random coded detection signals as a function of seed values and of a generator polynomial defined by feedback taps. A comparator compares signals received from the detection circuit with the coded detection signals. A multiplexer provides the coded detection signal selectively from the LFSRs to the output pin and the comparator. A controller varies the seed values for different cycles of values of the pseudo-random coded detection signals. The controller also controls the generator polynomial and a frequency of the clock signals for different cycles of values of the pseudo-random coded detection signals.
Public/Granted literature
- US20130312122A1 TAMPER DETECTOR FOR SECURE MODULE Public/Granted day:2013-11-21
Information query