Invention Grant
- Patent Title: Gather cache architecture
- Patent Title (中): 收集缓存架构
-
Application No.: US13078380Application Date: 2011-04-01
-
Publication No.: US08688962B2Publication Date: 2014-04-01
- Inventor: Shlomo Raikin , Robert Valentine
- Applicant: Shlomo Raikin , Robert Valentine
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Trop, Pruner & Hu, P.C.
- Main IPC: G06F9/30
- IPC: G06F9/30

Abstract:
Apparatuses and methods to perform gather instructions are presented. In one embodiment, an apparatus comprises a gather logic module which includes a gather logic unit to identify locality of data elements in response to a gather instruction. The apparatus includes memory comprising a plurality of memory rows including a memory row associated with the gather instruction. The apparatus further includes memory structure to store data element addresses accessed in response to the gather instruction.
Public/Granted literature
- US20120254542A1 GATHER CACHE ARCHITECTURE Public/Granted day:2012-10-04
Information query