Invention Grant
US08686507B2 System and method for I/O ESD protection with floating and/or biased polysilicon regions 有权
具有浮置和/或偏置多晶硅区域的I / O ESD保护的系统和方法

System and method for I/O ESD protection with floating and/or biased polysilicon regions
Abstract:
A system and method for electrostatic discharge protection. The system includes a plurality of transistors. The plurality of transistors includes a plurality of gate regions, a plurality of source regions, and a plurality of drain regions. The plurality of source regions and the plurality of drain regions are located within an active area in a substrate, and the active area is adjacent to at least an isolation region in the substrate. Additionally, the system includes a polysilicon region. The polysilicon region is separated from the substrate by a dielectric layer, and the polysilicon region intersects each of the plurality of gate regions. At least a part of the polysilicon region is on the active area.
Information query
Patent Agency Ranking
0/0