Invention Grant
- Patent Title: Power supply circuit and display device including the same
- Patent Title (中): 电源电路和显示装置包括它们
-
Application No.: US12733813Application Date: 2008-07-24
-
Publication No.: US08665255B2Publication Date: 2014-03-04
- Inventor: Sachio Tsujino , Shuji Nishi , Yuhichiroh Murakami , Yasushi Sasaki , Seijirou Gyouten
- Applicant: Sachio Tsujino , Shuji Nishi , Yuhichiroh Murakami , Yasushi Sasaki , Seijirou Gyouten
- Applicant Address: JP Osaka
- Assignee: Sharp Kabushiki Kaisha
- Current Assignee: Sharp Kabushiki Kaisha
- Current Assignee Address: JP Osaka
- Agency: Harness, Dickey & Pierce, P.L.C.
- Priority: JP2007-293920 20071113
- International Application: PCT/JP2008/063234 WO 20080724
- International Announcement: WO2009/063661 WO 20090522
- Main IPC: G09G5/00
- IPC: G09G5/00

Abstract:
An object of the present invention is to provide a power supply circuit including a charge-pumping booster section which uses switching elements provided only by N-channel transistors yet does not have a problem of voltage drop by threshold value. In a booster section (11a), capacitors (C1) and (C2) have their respective first terminals connected with transistors (Q1, Q3) and (Q2, Q4) respectively. Each transistor has its gate terminal supplied with control signals generated in a driver section (11b). The driver section (11b) includes capacitors (C3, C4) connected with input terminals (Ti3, Ti4) for respective supply of clock signals DCK2, DCK2B each having a voltage alternating between −VDD and VDD (VDD represents an input supply voltage from outside), as level-shifted signals of clock signals DCK1, DCK1B which are supplied to second terminals of the capacitors (C1, C2) respectively. In this arrangement, the driver section 11b generates signals each having a voltage alternating between VDD and 3VDD, as the control signals.
Public/Granted literature
- US20100245327A1 POWER SUPPLY CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME Public/Granted day:2010-09-30
Information query