Invention Grant
US08645811B2 System and method for selective error checking 有权
选择性错误检查的系统和方法

System and method for selective error checking
Abstract:
A method of selectively enabling error checking in an information handling system, including receiving information indicating that data associated with a first memory portion in a system memory should be subject to error checking during transmission between the memory controller and the system memory and indicating that data associated with a second memory portion in the system memory should be free of error checking during transmission between the memory controller and the system memory, receiving a memory access request directed to one of the first and second memory portions, transmitting data between the memory controller and the system memory in response to the memory access request, and selectively performing an error checking technique on the transmitted data based on the information.
Public/Granted literature
Information query
Patent Agency Ranking
0/0