Invention Grant
US08527826B2 Logic corruption verification 失效
逻辑损坏验证

Logic corruption verification
Abstract:
A computer-implemented method of verifying logic in a simulation-based behavioral latch model by performing actions including: inserting a value checking module in the behavioral latch model, the value checking module connected to one of a set of latches outside of a scan chain within the behavioral latch model; comparing a value of the one of the set of latches outside of the scan chain with a delta value for the one of the set of latches outside of the scan chain; and providing an error message in response to determining the value and the delta value are distinct.
Public/Granted literature
Information query
Patent Agency Ranking
0/0