Method and structure for producing high performance linear algebra routines using composite blocking based on L1 cache size
Abstract:
A method (and structure) for performing a matrix subroutine, includes storing data for a matrix subroutine call in a computer memory in an increment block size that is based on a cache size.
Information query
Patent Agency Ranking
0/0