Invention Grant
US08476157B2 Buried bit line anti-fuse one-time-programmable nonvolatile memory
有权
埋地位线保险丝一次性可编程非易失性存储器
- Patent Title: Buried bit line anti-fuse one-time-programmable nonvolatile memory
- Patent Title (中): 埋地位线保险丝一次性可编程非易失性存储器
-
Application No.: US12841969Application Date: 2010-07-22
-
Publication No.: US08476157B2Publication Date: 2013-07-02
- Inventor: Hsiang-Lan Lung
- Applicant: Hsiang-Lan Lung
- Applicant Address: TW Hsinchu
- Assignee: Macronix International Co., Ltd.
- Current Assignee: Macronix International Co., Ltd.
- Current Assignee Address: TW Hsinchu
- Agency: Stout, Uxa, Buyan & Mullins, LLP
- Main IPC: H01L21/425
- IPC: H01L21/425

Abstract:
An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.−doped regions. Another N.sup.+doped region, functioning as a bit line, is positioned adjacent and between the two P.sup.−doped regions on the substrate. An anti-fuse is defined over the N.sup.+doped region. Two insulator regions are deposited over the two P.sup.−doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.
Public/Granted literature
- US20100296328A1 BURIED BIT LINE ANTI-FUSE ONE-TIME-PROGRAMMABLE NONVOLATILE MEMORY Public/Granted day:2010-11-25
Information query
IPC分类: