Invention Grant
US08448118B2 Determining intra-die wirebond pad placement locations in integrated circuit 失效
确定集成电路中的管芯内焊盘放置位置

Determining intra-die wirebond pad placement locations in integrated circuit
Abstract:
Solutions for determining intra-die wirebond pad placement locations in an integrated circuit (IC) die are disclosed. In one embodiment, a method includes generating a dividing band in the IC die, the dividing band dividing the IC die into a first region and a second region; determining a voltage (IR) drop across the first region and the second region; comparing the IR drops across the regions; and in response to the IR drops being substantially unequal, moving the dividing band, determining new IR drops across the regions, and comparing the new IR drops until the IR drops are substantially equal. The dividing band may provide desired locations for intra-die wirebond pads.
Information query
Patent Agency Ranking
0/0