Invention Grant
US08417761B2 Direct decimal number tripling in binary coded adders 有权
二进制编码加法器中的直接十进制数三倍

Direct decimal number tripling in binary coded adders
Abstract:
The digital propagate, digit generate, sum+0, and sum+1 terms used in typical carry-propagate adders are generated directly off the multiplicand. During the direct generation, the logic takes into account that each digit will be tripled and if each digit's next less significant digit is greater than 4. Using this technique, the generation of the multiplicand is significantly faster and uses less circuitry.
Public/Granted literature
Information query
Patent Agency Ranking
0/0