Invention Grant
US08412874B2 Data transfer circuit 失效
数据传输电路

Data transfer circuit
Abstract:
A data transfer circuit includes a fetcher which fetches data having L words (L: integer of 2 or more), each word of which has a first bit width. A first divider divides each data of preceding M words (M: integer of less than L), out of the data fetched by the fetcher, into partial data having a second bit width smaller than the first bit width. A holder temporarily holds data having N words (N: integer equivalent to L-M) succeeding to the M words, out of the data fetched by the fetcher. A second divider divides each data of the N words held by the holder, into partial data having the second bit width. An outputter outputs the partial data divided by the first divider and the partial data divided by the second divider in a time-division manner.
Public/Granted literature
Information query
Patent Agency Ranking
0/0