Invention Grant
US08407643B1 Techniques and apparatus to validate an integrated circuit design 有权
验证集成电路设计的技术和设备

Techniques and apparatus to validate an integrated circuit design
Abstract:
Techniques for generating an integrated circuit (IC) design configuration file are provided. The techniques include compiling a design file to generate a compiled IC design. The design file may include multiple constraints that are associated with the design. Status reports are generated based on the compiled IC design and the associated constraints. At least a portion of the generated status reports is encoded. A configuration that includes the encoded portion of the status reports is generated based on the compiled IC design is generated.
Public/Granted literature
Information query
Patent Agency Ranking
0/0