Invention Grant
US08407515B2 Partition transparent memory error handling in a logically partitioned computer system with mirrored memory 有权
在具有镜像内存的逻辑分区计算机系统中分区透明内存错误处理

Partition transparent memory error handling in a logically partitioned computer system with mirrored memory
Abstract:
A method and apparatus for transparently handling recurring correctable errors and uncorrectable errors in a mirrored memory system prevents costly system shutdowns for correctable memory errors or system failures from uncorrectable memory errors. When a high number of correctable errors are detected for a given memory location, a memory relocation mechanism in the hypervisor moves the data associated with the memory location to an alternate physical memory location transparently to the partition such that the partition has no knowledge that the physical memory actualizing the memory location has been changed. When a correctable error occurs, the memory relocation mechanism uses data from a partner mirrored memory block as a data source for the memory block with the uncorrectable error and then relocates the data to a newly allocated memory block to replace the memory block with the uncorrectable error.
Information query
Patent Agency Ranking
0/0