Invention Grant
US08402247B2 Remapping of data addresses for large capacity low-latency random read memory
有权
重新映射大容量低延迟随机读取存储器的数据地址
- Patent Title: Remapping of data addresses for large capacity low-latency random read memory
- Patent Title (中): 重新映射大容量低延迟随机读取存储器的数据地址
-
Application No.: US13414266Application Date: 2012-03-07
-
Publication No.: US08402247B2Publication Date: 2013-03-19
- Inventor: Garth R. Goodson , Rahul N. Iyer
- Applicant: Garth R. Goodson , Rahul N. Iyer
- Applicant Address: US CA Sunnyvale
- Assignee: NetApp, Inc.
- Current Assignee: NetApp, Inc.
- Current Assignee Address: US CA Sunnyvale
- Agency: Stattler-Suh PC
- Main IPC: G06F12/00
- IPC: G06F12/00

Abstract:
Described herein are method and apparatus for using an LLRRM device as a storage device in a storage system. At least three levels of data structures may be used to remap storage system addresses to LLRRM addresses for read requests, whereby a first-level data structure is used to locate a second-level data structure corresponding to the storage system address, which is used to locate a third-level data structure corresponding to the storage system address. An LLRRM address may comprise a segment number determined from the second-level data structure and a page number determined from the third-level data structure. Update logs may be produced and stored for each new remapping caused by a write request. An update log may specify a change to be made to a particular data structure. The stored update logs may be performed on the data structures upon the occurrence of a predetermined event.
Public/Granted literature
- US20120179890A1 REMAPPING OF DATA ADDRESSES FOR LARGE CAPACITY LOW-LATENCY RANDOM READ MEMORY Public/Granted day:2012-07-12
Information query