Invention Grant
US08392778B2 Clock domain check method, clock domain check program, and recording medium 有权
时钟域检查方式,时钟域检查程序和记录介质

Clock domain check method, clock domain check program, and recording medium
Abstract:
To reduce pseudo errors.A stationary signal is propagated through the circuit to be checked. A combination is extracted in which different asynchronous transfers occur between a transmitting side register and a receiving side register. From the extracted combination of asynchronous transfers, a circuit to be checked is extracted, and a synchronization circuit of a plurality of signals is excluded from the circuit to be checked. A stationary signal is propagated through the circuit to be checked, for each combination among all combinations of logic values “1” and “0” of the stationary signal. It is checked whether or not there exists one asynchronous transmitting side register to which signal change can logically reach, in the combination of logic values of the stationary signal propagated. Based on the result, it is determined whether or not the circuit is appropriate as a synchronization circuit for a single-signal transfer, thereby reducing pseudo errors.
Information query
Patent Agency Ranking
0/0