Invention Grant
- Patent Title: Receiver for clock reconstitution
- Patent Title (中): 接收器用于时钟重建
-
Application No.: US12647498Application Date: 2009-12-27
-
Publication No.: US08391434B2Publication Date: 2013-03-05
- Inventor: Dae-Joong Jang
- Applicant: Dae-Joong Jang
- Applicant Address: KR Gyeonggi-do
- Assignee: Dongbu HiTek Co., Ltd.
- Current Assignee: Dongbu HiTek Co., Ltd.
- Current Assignee Address: KR Gyeonggi-do
- Agency: Sherr & Jiang, PLLC
- Priority: KR10-2008-0137606 20081230
- Main IPC: H04L7/00
- IPC: H04L7/00 ; H04L27/06

Abstract:
A receiver for clock reconstitution in a semiconductor field includes a termination resistor arranged between two input stages, to which a pair of input signals are input, the termination resistor including a first resistor and a second resistor; a strobe signal generator for generating a strobe signal, using a first signal corresponding to a differential voltage output from a node between the first resistor and the second resistor; and a clock reconstitutor for generating a clock signal in response to the strobe signal generated from the strobe signal generator.
Public/Granted literature
- US20100166128A1 RECEIVER FOR CLOCK RECONSTITUTION Public/Granted day:2010-07-01
Information query