Invention Grant
US08391281B2 Router design for 3D network-on-chip 有权
路由器设计用于3D网络片上

Router design for 3D network-on-chip
Abstract:
A network-on-chip router which includes an input buffer, an input controller connected to said input buffer, an arbiter connected to said input controller, a crossbar connected to said arbiter and said input buffer, and an output buffer connected to said crossbar. The network-on-chip router minimizes propagation time of data through the router by ensuring that the propagation delay of data through an input buffer is less than the combined propagation delay of data through an input controller and arbiter.
Public/Granted literature
Information query
Patent Agency Ranking
0/0