Invention Grant
- Patent Title: Low jitter clock interpolator
- Patent Title (中): 低抖动时钟内插器
-
Application No.: US13084453Application Date: 2011-04-11
-
Publication No.: US08384464B1Publication Date: 2013-02-26
- Inventor: Jatan Shah
- Applicant: Jatan Shah
- Applicant Address: US CA Irvine
- Assignee: Mobius Semiconductor, Inc.
- Current Assignee: Mobius Semiconductor, Inc.
- Current Assignee Address: US CA Irvine
- Agency: Kauth, Pomeroy, Peck & Bailey LLP
- Main IPC: G06F1/04
- IPC: G06F1/04

Abstract:
Low jitter clock interpolator circuits in accordance with embodiments of the invention are illustrated. In many embodiments, the low jitter clock interpolator incorporates a time based numerically controlled oscillator (NCO) to generate a clock signal, and different phases of the resulting clock are created using a clock interpolator. Information from the time based NCO and the interpolator is then used to select phases and create an output clock that is jitter free within the precision of the interpolator. One embodiment of the invention includes a time based numerically controlled oscillator (NCO) configured to produce a NCO output in response to a high speed clock (hsclk) input and a frequency control word (FCW), where the output periods of the NCO output are integer multiples of the hsclk period and the average output period of the NCO output corresponds to the FCW, a clock interpolator circuit configured to receive the NCO output and the hsclk input and to generate a plurality of different phases of the NCO output, and a phase calculator circuit configured to select phases generated by the clock interpolator to produce a low jitter clock signal output having an output period that corresponds to the FCW.
Information query