Invention Grant
US08367474B2 Method of manufacturing integrated circuit having stress tuning layer 有权
具有应力调谐层的集成电路的制造方法

Method of manufacturing integrated circuit having stress tuning layer
Abstract:
Warpage and breakage of integrated circuit substrates is reduced by compensating for the stress imposed on the substrate by thin films formed on a surface of the substrate. Particularly advantageous for substrates having a thickness substantially less than about 150 μm, a stress-tuning layer is formed on a surface of the substrate to substantially offset or balance stress in the substrate which would otherwise cause the substrate to bend. The substrate includes a plurality of bonding pads on a first surface for electrical connection to other component.
Information query
Patent Agency Ranking
0/0