Invention Grant
- Patent Title: Loop delay compensation for continuous time sigma delta analog to digital converter
- Patent Title (中): 连续时间Σ-Δ模数转换器的环路延迟补偿
-
Application No.: US12215874Application Date: 2008-06-30
-
Publication No.: US08195221B2Publication Date: 2012-06-05
- Inventor: Simone Gambini , Hasnain Lakdawala
- Applicant: Simone Gambini , Hasnain Lakdawala
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Trop, Pruner & Hu, P.C.
- Main IPC: H04M1/00
- IPC: H04M1/00 ; H03M1/12
Abstract:
A continuous time sigma delta analog to digital converter may use a finite impulse response filter for delay compensation. In some embodiments, the filter may be simplified by using only the first and/or second filter coefficients.
Public/Granted literature
- US20090325632A1 Loop delay compensation for continuous time sigma delta analog to digital converter Public/Granted day:2009-12-31
Information query
