Invention Grant
US08174128B2 Method of manufacturing semiconductor package having a first board, second boards electrically connected to both sides of the first board, and at least one component connected to the first board by a flip chip method
失效
制造具有第一板的半导体封装的方法,与第一板的两侧电连接的第二板以及通过倒装芯片方法连接到第一板的至少一个部件
- Patent Title: Method of manufacturing semiconductor package having a first board, second boards electrically connected to both sides of the first board, and at least one component connected to the first board by a flip chip method
- Patent Title (中): 制造具有第一板的半导体封装的方法,与第一板的两侧电连接的第二板以及通过倒装芯片方法连接到第一板的至少一个部件
-
Application No.: US12805292Application Date: 2010-07-22
-
Publication No.: US08174128B2Publication Date: 2012-05-08
- Inventor: Nobuyuki Ikeguchi , Keungjin Sohn , JoonSik Shin , Jung-Hwan Park
- Applicant: Nobuyuki Ikeguchi , Keungjin Sohn , JoonSik Shin , Jung-Hwan Park
- Applicant Address: KR Suwon
- Assignee: Samsung Electro-Mechanics Co., Ltd.
- Current Assignee: Samsung Electro-Mechanics Co., Ltd.
- Current Assignee Address: KR Suwon
- Priority: KR10-2007-0133242 20071218; KR10-2007-0134335 20071220
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L23/52 ; H01L29/40

Abstract:
A method of manufacturing a semiconductor package that includes: forming a first board; forming second boards, in each of which at least one cavity is formed; attaching the second boards to both sides of the first board, such that the second boards are electrically connected with the first board; and connecting at least one component with the first board by a flip chip method by embedding the component in the cavity. The method can prevent damage to the semiconductor chips and lower manufacturing costs, while the connection material may also mitigate stresses, to prevent cracking in the boards and semiconductor chips, while preventing defects such as bending and warpage. Defects caused by temperature changes may also be avoided. Furthermore, it is not necessary to use an underfill in the portions where the semiconductor chips are connected with the printed circuit board, which allows for easier reworking and lower costs.
Public/Granted literature
- US20100291737A1 Method of manufacturing semiconductor package Public/Granted day:2010-11-18
Information query
IPC分类: