Invention Grant
- Patent Title: Asynchronous circuit insensitive to delays with time delay insertion circuit
- Patent Title (中): 异步电路对时延延迟插入电路不敏感
-
Application No.: US12453826Application Date: 2009-05-22
-
Publication No.: US08171330B2Publication Date: 2012-05-01
- Inventor: Marc Renaudin , Ghislain Bouesse
- Applicant: Marc Renaudin , Ghislain Bouesse
- Applicant Address: FR Montbonnot St-Martin
- Assignee: Tiempo
- Current Assignee: Tiempo
- Current Assignee Address: FR Montbonnot St-Martin
- Agency: Oliff & Berridge, PLC
- Priority: FR0803165 20080606
- Main IPC: G06F1/08
- IPC: G06F1/08 ; G06F1/04

Abstract:
The asynchronous circuit insensitive to delays comprises at least one time delay insertion circuit on the propagation path of a signal. The delay insertion circuit comprises, between an input and an output of the signal, a Muller C-element and a plurality of delay circuits connected in series to an output of the Muller C-element. The outputs of the delay circuits are connected to corresponding inputs of a multiplexing circuit having an output constituting the output of the delay insertion circuit. The Muller C-element comprises an input connected to the output of the last delay circuit via an inverter gate, and an input constituting the input of the signal to the delay insertion circuit. The multiplexing circuit control circuit preferably comprises a random generator.
Public/Granted literature
- US20090307516A1 Asynchronous circuit insensitive to delays with time delay insertion circuit Public/Granted day:2009-12-10
Information query