Invention Grant
- Patent Title: Memory controller and memory control method
- Patent Title (中): 内存控制器和内存控制方式
-
Application No.: US13011761Application Date: 2011-01-21
-
Publication No.: US08171254B2Publication Date: 2012-05-01
- Inventor: Takeshi Takamiya , Yoshimasa Aoyama
- Applicant: Takeshi Takamiya , Yoshimasa Aoyama
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Knobbe, Martens, Olson & Bear, LLP
- Priority: JP2010-019223 20100129
- Main IPC: G06F13/00
- IPC: G06F13/00

Abstract:
According to one embodiment, a memory controller comprises a counter and a setting module. The counter is configured to count the number of valid pages in a block includes a page to be invalidated, when data is written in a nonvolatile memory. The setting module is configured to set the block as an object of compaction when the number of valid pages counted by the counter is smaller than a predetermined number.
Public/Granted literature
- US20110191566A1 MEMORY CONTROLLER AND MEMORY CONTROL METHOD Public/Granted day:2011-08-04
Information query