Invention Grant
- Patent Title: Receivers for cycle encoded signals
- Patent Title (中): 接收器用于循环编码信号
-
Application No.: US12782120Application Date: 2010-05-18
-
Publication No.: US08149928B2Publication Date: 2012-04-03
- Inventor: Jed D. Griffin , Jerry G. Jex , Arnaud J. Forestier , Kersi H. Vakil , Abhimanyu Kolla
- Applicant: Jed D. Griffin , Jerry G. Jex , Arnaud J. Forestier , Kersi H. Vakil , Abhimanyu Kolla
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Caven & Aghevli LLC
- Main IPC: H04B14/06
- IPC: H04B14/06 ; H04B14/04 ; H04L7/06

Abstract:
Some embodiments include a transmitter having a cycle encoding circuit to receive a data input signal and to provide a full cycle encoded signal in response thereto by continuously joining portions of different encoding signals. Some of the encoding signals have a different frequency than others of the encoding signals and some of the encoding signals have a different phase than others of the encoding signals. Data is represented in data time segments of the full cycle encoded signal and no data time segment has more than one cycle of an encoding signal. In some embodiments, a receiver receives the cycle encoded signal and recovers data of the data input signal.
Public/Granted literature
- US20100226419A1 RECEIVERS FOR CYCLE ENCODED SIGNALS Public/Granted day:2010-09-09
Information query