Invention Grant
US08131943B2 Structure for dynamic initial cache line coherency state assignment in multi-processor systems 有权
多处理器系统中动态初始高速缓存行一致性状态分配的结构

Structure for dynamic initial cache line coherency state assignment in multi-processor systems
Abstract:
A design structure embodied in a machine readable storage medium for designing, manufacturing, and testing a system for providing lines of data from shared resources to caching agents are provided. The system provides for receiving a request from a caching agent for a line of data stored in a shared resource, assigning one of a plurality of coherency states as an initial coherency state for the line of data, each of the plurality of coherency states being assignable as the initial coherency state for the line of data, and providing the line of data to the caching agent in the initial coherency state assigned to the line of data.
Information query
Patent Agency Ranking
0/0