Invention Grant
- Patent Title: Nonvolatile semiconductor memory device
- Patent Title (中): 非易失性半导体存储器件
-
Application No.: US12792295Application Date: 2010-06-02
-
Publication No.: US08094498B2Publication Date: 2012-01-10
- Inventor: Yasue Yamamoto , Masanori Shirahama , Yasuhiro Agata , Toshiaki Kawasaki
- Applicant: Yasue Yamamoto , Masanori Shirahama , Yasuhiro Agata , Toshiaki Kawasaki
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: McDermott Will & Emery LLP
- Priority: JP2007-043496 20070223
- Main IPC: G11C16/04
- IPC: G11C16/04

Abstract:
In a nonvolatile semiconductor memory device storing data by accumulating charges in a floating gate, memory units, each of which includes a first MOS transistor as a read device, a bit cell composed of a first capacitor as a capacitance coupling device and a second capacitor as an erase device, and a decode device including a second MOS transistor and a third MOS transistor, are arranged in array. This attains nonvolatile memory capable of bit by bit selective erase arranged in array to thus reduce the core area remarkably.
Public/Granted literature
- US20100238735A1 NONVOLATILE SEMICONDUCTOR MEMORY DEVICE Public/Granted day:2010-09-23
Information query